



**UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

PB

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
-----------------	-------------	----------------------	---------------------

09/358,388 07/21/99 UMEZAWA

K 0039-79292-2

022850 MMC1/0719
OBLON SPIVAK MCCLELLAND MAIER & NUESTADT
FOURTH FLOOR
1755 JEFFERSON DAVIS HIGHWAY
ARLINGTON VA 22202

EXAMINER

MAT. A
ART UNIT

PAPER NUMBER

2814
DATE MAILED:

07/19/00

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

Office Action Summary	Application No. 09/358,388	Applicant(s) UMEZAWA ET AL.	
	Examiner Anh D. Mai	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

Status

- 1) ☒ Responsive to communication(s) filed on 25 May 2000.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 9-11 and 14-29 is/are pending in the application.
 4a) Of the above claim(s) 16-23 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 9-11, 14, 15 and 14-29 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claims _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are objected to by the Examiner.
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
 a) ☐ All b) ☐ Some * c) ☐ None of the CERTIFIED copies of the priority documents have been:
 1. ☐ received.
 2. ☐ received in Application No. (Series Code / Serial Number) _____.
 3. ☐ received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. & 119(e).

Attachment(s)

- | | |
|---|--|
| 15) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 18) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ |
| 16) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 19) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 17) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ | 20) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

1. Claims 14, 15 and 24 are objected to because of the following informalities: the terms "d", "l.sub.1x", "l.sub.2x", "x direction", "y direction", "l.sub.1y", "l.sub.2y" have not defined by the claim. Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

1. Claims 9, 11, 14, 15 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bose et al. (U.S. Patent No. 5,492,858).

Bose '858 teaches a method of manufacturing a semiconductor substrate (10) having shallow trench isolation regions and device regions (32) sandwiched by the shallow trench isolation regions as claimed including:

(a) a first step of forming a plurality of grooves (20) on part of a surface of the semiconductor substrate (10);

(b) a second step of depositing oxide films (14) in the grooves by an organic silicon based CVD method and then removing upper parts of the oxide films so as to planarize a surface of a resultant structure, each of the active areas (32) of the semiconductor substrate serving as surface of a corresponding device region; and

Art Unit: 2814

(c) a third step of annealing the oxide films at a substrate temperature of 1100°C so that dislocation density generated in the corresponding device region in a vicinity of the grooves is less than 1 per cu. micron. (See Fig. 1-5, col. 4, l. 40-col. 6, l. 5).

Thus, Bose is shown to teach all of the features of the claim with the exception of planarize the deposited oxide film (14) until the surface areas of the semiconductor substrate are substantially exposed.

However, it is well known in the art to expose the active area after the formation of the isolation structure so that active device can be built.

Further, the annealing temperature of Bose is at the lower end of the claimed range. Within purview of one having ordinary skill in the art, it would have been obvious to determine the optimum annealing temperature for the oxide layer. See In re Aller, Lacey and Hall (10 USPQ 233-237) "It is not inventive to discover optimum or workable ranges by routine experimentation".

Furthermore, the "dislocation density generated in the corresponding device region in a vicinity of the grooves is less than 1 per cu. micron" is an inherent result the annealing of the substrate at high temperature.

With respect to claim 11, the ambient during the anneal of Bose includes nitrogen gas.

With respect to claim 14, trench (20) of Bose has a depth (d) to width (l) ratio of less than 10.

With respect to claims 15 and 24, the arrangement of the grooves on the semiconductor substrate is clearly a design choice. The method of forming the STI is disclosed.

2. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bose '858 as applied to claim 9 above, and further in view of Wolf et al. "Silicon Processing".

Bose is shown to teach all of the features of the claim with the exception of the method for depositing the conformal organic silicon based oxide film (14).

However, Wolf teaches an organic oxide film can be deposited by LPCVD to form a conformal layer. (page 194).

It would have been obvious to one having ordinary skill in the art at the time of the invention was made to deposit the organic based oxide film (14) of Bose by LPCVD as taught by Wolf to form a conformal layer.

3. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bose '858.

Bose '858 teaches a method of manufacturing a semiconductor substrate (10) having shallow trench isolation regions and device regions (32) sandwiched by the shallow trench isolation regions as claimed including:

(a) forming a plurality of grooves (20) on part of a surface of the semiconductor substrate (10);

(b) depositing oxide films (14) in the grooves by an organic silicon based CVD method;

(c) annealing the oxide films at a substrate temperature of 1100°C so that dislocation density generated in the corresponding device region in a vicinity of the grooves is less than 1 per cu. micron; and

(d) removing upper parts of the oxide films so as to planarize a surface of a resultant structure, each of the active areas (32) of the semiconductor substrate serving as top surface of a corresponding device region. (See Fig. 1-5, col. 4, l. 40-col. 6, l. 5).

Thus, Bose is shown to teach all of the features of the claim with the exception of planarize the deposited oxide film (14) until the surface areas of the semiconductor substrate are substantially exposed.

However, it is well known in the art to expose the active area after the formation of the isolation structure so that active device can be built.

Further, the annealing temperature of Bose is at the lower end of the claimed range. Within purview of one having ordinary skill in the art, it would have been obvious to determine the optimum annealing temperature for the oxide layer. See *In re Aller, Lacey and Hall* (10 USPQ 233-237) "It is not inventive to discover optimum or workable ranges by routine experimentation".

Furthermore, the "dislocation density generated in the corresponding device region in a vicinity of the grooves is less than 1 per cu. micron" is an inherent result the annealing of the substrate at high temperature.

4. Claims 26 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bose '858.

Bose '858 teaches a method of manufacturing a semiconductor substrate (10) having shallow trench isolation regions and device regions (32) sandwiched by the shallow trench isolation regions as claimed including:

(a) forming a plurality of grooves (20) on part of a surface of the semiconductor substrate (10);

(b) burying oxide films (14) in the grooves by an organic silicon based CVD method;

(c) annealing the oxide films at a substrate temperature of 1100°C so that the etching rate of the oxide is substantially identical to that of thermal oxide film. (See Fig. 1-5, col. 4, l. 40-col. 6, l. 5).

The annealing temperature of Bose is at the lower end of the claimed range. Within purview of one having ordinary skill in the art, it would have been obvious to determine the optimum annealing temperature for the oxide layer. See *In re Aller, Lacey and Hall* (10 USPQ 233-237) "It is not inventive to discover optimum or workable ranges by routine experimentation".

Furthermore, the "higher order ring structures higher than 5-fold ring and lower order ring structures lower than 4-fold ring at respective predetermined rates" as well as "Raman intensity corresponding to respective ring structures" are inherent result the *annealing of the substrate at high temperature*.

5. Claims 28 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bose '858.

Bose '858 teaches a method of manufacturing a semiconductor substrate (10) having shallow trench isolation regions and device regions (32) sandwiched by the shallow trench isolation regions as claimed including:

- (a) forming a plurality of grooves (20) on part of a surface of the semiconductor substrate (10);

- (b) forming a thin thermal oxidation film (13) as part of inner walls of the grooves;

- (c) depositing oxide films (14) directly on the thin thermal oxidation film by an organic silicon based CVD method;

- (d) removing upper parts of the oxide films so as to planarize a surface of a resultant structure, each of the active areas (32) of the semiconductor substrate serving as top surface of a corresponding device region; and

- (e) annealing the oxide films at a substrate temperature of 1100°C so that dislocation density generated in the corresponding device region in a vicinity of the grooves is less than 1 per cu. micron. (See Fig. 1-5, col. 4, l. 40-col. 6, l. 5).

Thus, Bose is shown to teach all of the features of the claim with the exception of planarize the deposited oxide film (14) until the surface areas of the semiconductor substrate are substantially exposed.

However, it is well known in the art to expose the active area after the formation of the isolation structure so that active device can be built.

Further, the annealing temperature of Bose is at the lower end of the claimed range. Within purview of one having ordinary skill in the art, it would have been obvious to determine the optimum annealing temperature for the oxide layer. See *In re Aller, Lacey and Hall* (10 USPQ 233-237) "It is not inventive to discover optimum or workable ranges by routine experimentation".

Furthermore, the "dislocation density generated in the corresponding device region in a vicinity of the grooves is less than 1 per cu. micron" is an inherent result the annealing of the substrate at high temperature.

Response to Arguments

6. Applicant's arguments with respect to claims 9-11, 14 and 15 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the


shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (703) 305-0575. The examiner can normally be reached on 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703) 306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

A.M.
Anh D. Mai
July 12, 2000


OLIK CHAUDHURI
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800